

Available online at www.sciencedirect.com



J. Parallel Distrib. Comput. 65 (2005) 994-1006

Journal of Parallel and Distributed Computing

www.elsevier.com/locate/jpdc

A fast, parallel spanning tree algorithm for symmetric multiprocessors (SMPs)

David A. Bader^{a, *}, Guojing Cong^b

^aCollege of Computing, Georgia Institute of Technology, Atlanta, GA 30332, USA ^bIBM T.J. Watson Research Center, Yorktown Heights, NY, USA

Received 7 February 2003; received in revised form 3 August 2004; accepted 22 March 2005 Available online 20 June 2005

Abstract

The ability to provide uniform shared-memory access to a significant number of processors in a single SMP node brings us much closer to the ideal PRAM parallel computer. Many PRAM algorithms can be adapted to SMPs with few modifications. Yet there are few studies that deal with the implementation and performance issues of running PRAM-style algorithms on SMPs. Our study in this paper focuses on implementing parallel spanning tree algorithms on SMPs. Spanning tree is an important problem in the sense that it is the building block for many other parallel graph algorithms and also because it is representative of a large class of irregular combinatorial problems that have simple and efficient sequential implementations and fast PRAM algorithms, but these irregular problems often have no known efficient parallel implementations. Experimental studies have been conducted on related problems (minimum spanning tree and connected components) using parallel computers, but only achieved reasonable speedup on regular graph topologies that can be implicitly partitioned with good locality features or on very dense graphs with limited numbers of vertices. In this paper we present a new randomized algorithm and implementation with superior performance that *for the first time* achieves parallel speedup on arbitrary graphs (both regular and irregular topologies) when compared with the best sequential implementation for finding a spanning tree. This new algorithm uses several techniques to give an expected running time that scales linearly with the number p of processors for suitably large inputs ($n > p^2$). As the spanning tree problem is notoriously hard for any parallel implementation to achieve reasonable speedup, our study may shed new light on implementing PRAM algorithms for shared-memory parallel computers. The main results of this paper are

- 1. A new and practical spanning tree algorithm for symmetric multiprocessors that exhibits parallel speedups on graphs with regular and irregular topologies; and
- 2. an experimental study of parallel spanning tree algorithms that reveals the superior performance of our new approach compared with the previous algorithms.

The source code for these algorithms is freely-available from our web site. \circledcirc 2005 Elsevier Inc. All rights reserved.

Keywords: Parallel graph algorithms; Connectivity; Shared memory; High-performance algorithm engineering

1. Introduction

Finding a spanning tree of a graph is an important building block for many graph algorithms, for example, biconnected components and ear decomposition [32], and can

* Corresponding author.

be used in graph planarity testing [28]. The best sequential algorithm for finding a spanning tree of a graph G = (V, E)where n = |V| and m = |E| uses depth- or breadth-first graph traversal and runs in O(m + n). The implementation of the sequential algorithms are very efficient (linear time with a very small hidden constant), and the only data structure used is a stack or queue which has good locality features. However, graph traversal using depth-first search (DFS) is inherently sequential and known not to parallelize

E-mail addresses: bader@cc.gatech.edu (D.A. Bader), gcong@us.ibm.com (G. Cong).

^{0743-7315/\$ -} see front matter © 2005 Elsevier Inc. All rights reserved. doi:10.1016/j.jpdc.2005.03.011

efficiently [37]. Thus, the previous approaches for parallel spanning tree algorithms use novel techniques other than traversal that are conducive to parallelism and have polylog-arithmic time complexities. In practice, none of these parallel algorithms has shown significant parallel speedup over the best sequential algorithm for sparse, irregular graphs, because the theoretic models do not realistically capture the cost for communication on current parallel machines (e.g., [1,9,10,12,14,17,18,21,23,25–27,30,34,36,40]), the algorithm is too complex for implementation (e.g., [10,17]), or there are large constants hidden in the asymptotic notation that could not be overcome by a parallel implementation (e.g., [11,13,16,22,29]). In our studies, we consider a graph as sparse when $m = O(n \log n)$.

Symmetric multiprocessor (SMP) architectures, in which several processors operate in a true, hardware-based, sharedmemory environment are becoming commonplace. Indeed, most of the new high-performance computers are clusters of SMPs having from 2 to over 100 processors per node. The ability to provide uniform-memory-access (UMA) sharedmemory for a significant number of processors brings us much closer to the ideal parallel computer envisioned over 20 years ago by theoreticians, the *parallel random access machine (PRAM)* (see [24,38]) and thus may enable us at last to take advantage of 20 years of research in PRAM algorithms for various irregular computations (such as spanning tree and other graph algorithms). Moreover, as supercomputers increasingly use SMP clusters, SMP computations will play a significant role in supercomputing.

While an SMP is a shared-memory architecture, it is by no means the PRAM used in theoretical work—synchronization cannot be taken for granted, memory bandwidth is limited, and performance requires a high degree of locality. The significant feature of SMPs is that they provide much faster access to their shared-memory than an equivalent messagebased architecture. Even the largest SMP to date, the 106processor Sun Fire Enterprise 15000 (E15K) [7,8], has a worst-case memory access time of 450 ns (from any processor to any location within its 576 GB memory); in contrast, the latency for access to the memory of another processor in a distributed-memory architecture is measured in tens of μ s. In other words, message-based architectures are two orders of magnitude slower than the largest SMPs in terms of their worst-case memory access times.

The Sun E15K uses a combination of data crossbar switches, multiple snooping buses, and sophisticated cache handling to achieve UMA across the entire memory. Of course, there remains a large difference between the access time for an element in the local processor cache (around 10 ns) and that for an element that must be obtained from memory (at most 450 ns)—and that difference increases as the number of processors increases, so that cache-aware implementations are even more important on large SMPs than on single workstations.

The main results of this paper are (1) a new and practical spanning tree algorithm for SMPs that exhibits parallel speedups on graphs with regular and irregular topologies; and (2) an experimental study of parallel spanning tree algorithms that reveals the superior performance of our new approach compared with the previous algorithms. For realistic problem sizes $(n \ge p^2)$, the expected running time for our new SMP spanning tree algorithm on a graph with *n* vertices and *m* edges is given by $T(n, p) = \langle T_{\rm M}(n, p); T_{\rm C}(n, p); B(n, p) \rangle \leqslant \left\langle O\left(\frac{n+m}{p}\right); O\left(\frac{n+m}{p}\right); 2 \right\rangle$ where *p* is the number of processors, using the SMP

Table 1

Deterministic spanning tree algorithms for CRCW, CREW and EREW PRAMs, α is the inverse Ackermann's function

Model (PRAM)	Authors	Time	Work
Priority CRCW	Shiloach and Vishkin [40]	$O(\log n)$	$O((m+n)\log n)$
	Awerbuch and Shiloach [1]	$O(\log n)$	$O((m+n)\log n)$
Arbitrary CRCW	Cole and Vishkin [12]	$O(\log n)$	$O((m+n)\alpha(m,n))$
	Iwana and Kambayashi [23]	$O(\log n)$	$O((m+n)\alpha(m,n))$
CREW	Hirschberg et al. [21]	$O(\log^2 n)$	$O(n^2 \log n)$
	Chin et al. [9]	$O(\log^2 n)$	$O(n^2)$
	Han and Wagner [18]	$O(\log^2 n)$	$O((m+n \log n) \log n)$
	Johnson and Metaxas [25]	$O\left(\log^{3/2} n\right)$	$O\Big((m+n)\log^{3/2}n\Big)$
EREW	Nash and Maheshwari [34]	$O(\log^2 n)$	$O(n^2)$
	Phillips [36]	$O(\log^2 n)$	$O((m+n)\log n)$
	Kruskal et al. [30]	$O(\log^2 n)$	$O((m+n)\log n)$
	Johnson and Metaxas [26]	$O(\log^{3/2} n)$	$O((m+n)\log^{3/2} n)$
	Chong and Lam [10]	$O(\log n \log \log n)$	$O((m+n)\log n \log \log n)$

complexity model described in Section 3. A preliminary version of this paper appeared in [2]. In Sections 1.1 and 1.2 we survey the theoretic and experimental literature, respectively, for prior results in parallel spanning tree and related research.

1.1. Parallel algorithms for spanning tree

For a sparse graph G = (V, E) where n = |V| and m = |E|, various deterministic and randomized techniques have been given for solving the spanning tree problem on PRAM models. Known deterministic results are in Table 1. Some of the algorithms are related, for example: Iwana and Kambayashi's algorithm improves the Cole and Vishkin algorithm by removing the expander graph so that the hidden constant in the asymptotic notation becomes smaller; Chin et al. improve Hirschberg et al.'s algorithm by exploiting the adjacency matrix as the representing data structure; and Nash and Maheshwari's algorithm improves to eliminate the concurrent writes.

Gazit [14] and Halperin and Zwick [17] have designed optimal randomized approaches for parallel spanning tree that run in O(log *n*) time with high probability on the CRCW and EREW PRAM, respectively. The algorithm of Halperin and Zwick [17] combines techniques from several previous algorithms; it borrows the *maximum-hooking* method from Chong and Lam [10] to resolve possible grafting conflicts, complicated *growth control* method from Johnson and Metaxas [25,26] which is the key technique for them to achieve an O(log^{3/2} *n*) algorithm, and other techniques from Gazit [14] and Karger et al. [27].

1.2. Related experimental studies

As we described in the previous section, the research community has produced a rich collection of theoretic deterministic and randomized spanning tree algorithms. Yet for implementations and experimental studies, although several fast PRAM spanning tree algorithms exist, to our knowledge there is no parallel implementation of spanning tree (or the related problems such as minimum spanning tree (MST) and connected components that produce a spanning tree) that achieves significant parallel speedup on sparse, irregular graphs when compared against the best sequential implementation. In our study we carefully chose several known PRAM algorithms and implemented them for shared-memory (using appropriate optimizations described by Greiner [16], Chung and Condon [11], Krishnamurthy et al. [29], and Hsu et al. [22]), and compared these with our new randomized approach. Our new algorithm to our knowledge is the first to achieve any reasonable parallel speedup for both regular and irregular graphs.

Greiner [16] implemented several connected components algorithms (Shiloach-Vishkin (SV), Awerbuch-Shiloach,

"random-mating" based on the work of Reif [39] and Phillips [36], and a hybrid of the previous three) using NESL on the Cray Y-MP/C90 and TMC CM-2. On random graphs Greiner reports a maximum speedup of 3.5 using the hybrid algorithm when compared with a DFS on a DEC Alpha processor. Hsu et al. [22] also implemented several parallel algorithms for connected components. They report that their parallel code runs 30 times slower on a MasPar MP-1 than Greiner's results on the Cray, but Hsu et al.'s implementation uses one-fourth of the total memory used by Greiner's hybrid approach. Krishnamurthy et al. [29] implemented a connected components algorithm (based on Shiloach and Vishkin [40]) for distributed memory machines. Their code achieved a speedup of 20 using a 32-processor TMC CM-5 on graphs with underlying 2D and 3D regular mesh topologies, but virtually no speedup on sparse random graphs. Goddard et al. [15] implemented a connected components algorithm (motived by SV) for a mesh-connected SIMD parallel computer, the 8192-processor MasPar MP-1. They achieve a maximum parallel speedup of less than two on a random graph with 4096 vertices and about one-million edges. For a random graph with 4096 vertices and fewer than a half-million edges, the parallel implementation was slower than the sequential code. Chung and Condon [11] implemented a parallel MST algorithm based on Borůvka's algorithm. On a 16-processor CM-5, for geometric graphs with 32,000 vertices and average degree 9 and graphs with fewer vertices but higher average degree, their code achieved a parallel speedup of about 4, on 16-processors, over the sequential Borůvka's algorithm, which was 2-3 times slower than their sequential Kruskal algorithm. Dehne and Götz [13] studied practical parallel algorithms for MST using the BSP model. They implemented a dense Borůvka parallel algorithm, on a 16-processor Parsytec CC-48, that works well for sufficiently dense input graphs. Using a fixed-sized input graph with 1000 vertices and 400,000 edges, their code achieved a maximum speedup of 6.1 using 16 processors for a random dense graph. Their algorithm is not suitable for sparse graphs.

Section 2 further details the parallel algorithms we designed and implemented. The shared-memory analysis of these algorithms is given in Section 3. In Section 4 we detail the experimental study, describe the input data sets and testing environment, and present the experimental results. Finally, Section 5 provides our conclusions and future work.

2. Parallel spanning tree algorithms for SMPs

Here we present the three parallel spanning tree algorithms we have implemented. Based on the asymptotic complexities of the algorithms, programming complexity, and constant factors hidden in the asymptotic notation, we choose two representative PRAM algorithms to implement for SMPs: the SV and the Hirschberg–Chandra–Sarwate (HCS) algorithms, using appropriate optimizations suggested by [11,16,22,29]. Through the experience we gained by implementing these two algorithms, we developed a new randomized algorithm with superior performance in all of our experiments.

2.1. The Shiloach-Vishkin algorithm

The SV algorithm is in fact a connected-components algorithm [1,40]. This algorithm is representative of several connectivity algorithms in that it adapts the widely-used graft-and-shortcut approach. Through carefully designed grafting schemes, the algorithm achieves complexities of $O(\log n)$ time and $O((m + n) \log n)$ work under the arbitrary CRCW PRAM model. It can be extended naturally to solve the spanning tree problem under the priority CRCW PRAM model with the same complexity bound. Yet for implementation on an SMP, the tightly-synchronized concurrent steps (read and write) are unrealistic and modification of the algorithm is necessary, as we discuss next.

Algorithm 1. Shiloach and Vishkin [40] PRAM connected components algorithm.

- **Data** : (1) A set of edges (i, j) given in an arbitrary order, and (2) a pseudoforest defined by a function D such that all the vertices in each tree belong to the same connected component.
- **Result** : The pseudoforest obtained after (1) grafting trees onto smaller vertices of other trees, (2) grafting rooted stars onto other trees if possible, and (3) performing the pointer jumping operation on each vertex.

begin

while true do

1. Perform a grafting operation of trees onto smaller vertices of other trees as follows: for all $(i, j) \in E$ in parallel do

if (D(i) = D(D(i)) and D(j) < D(i))then set D(D(i)) = D(j)

2. Graft rooted stars onto other trees if possible, as follows:

for all $(i, j) \in E$ in parallel do if $(i \text{ belongs to a star and } D(j) \neq D(i))$ then set D(D(i)) = D(j)

3. If all the vertices are in rooted stars, then **exit**. Otherwise, perform the pointer jumping operation on each vertex as follows: Set D(D(i)) = D(i)

end

The basic problem of adapting this algorithm (Algorithm 1) on SMPs as a spanning tree algorithm is that it may graft a tree onto two or more different trees or onto the tree itself and produce cycles. This is allowable in the connected

components algorithm as long as the connected vertices are labeled as in the same component, yet it will be an issue in the spanning tree algorithm for this may produce some false tree edges. It is in fact a race condition between processors that wish to graft a subtree rooted at one vertex onto different trees. The mismatch between the priority CRCW model and a real SMP is as follows. The original algorithm assumes that concurrent writes are arbitrated among the processors using the priority scheme: during each time step, if multiple processors write to a given memory location, at the end of the step, the memory contains the value written by the processor with the highest priority. The priority CRCW PRAM model assumes this arbitration can be performed in one time unit, yet most SMPs will require a cost to simulate this concurrent write policy. One straightforward solution uses locks to ensure that a tree gets grafted only once. The locking approach intuitively is slow and not scalable, and our test results agree. Another approach is to always shortcut the tree to a rooted star (to avoid grafting a tree onto itself) and run an election among the processors that wish to graft the same tree before actually do the grafting. Only the winner of the election grafts the tree (to avoid grafting a tree onto multiple other trees). This approach is also used by other researchers [23,16] to handle the race conditions in their spanning tree algorithms. The running time of the algorithm is now $O(\log^2 n)$; the additional log *n* factor comes from shortcutting (pointer jumping). Optimizations are possible for the election approach. For example, step 2 in Algorithm 1 could be removed because now all the grafting can be done in step 1, and we could periodically shrink the edge list to eliminate those edges that have been used so that we do not need to scan the entire edge list each iteration. This approach is generally faster than the locking scheme, yet it also has the following major slow down factors:

- (1) Although the election procedure does not asymptotically affect the running time of the algorithm, it increases the hidden constant factor. Now we literally run the grafting phase of the SV algorithm twice.
- (2) The SMP processors must compete for writing to the same memory location to emulate concurrent writes. Note also that with more processors available, the competition can potentially cause memory congestion if many of the processors write to the same memory location when trying to graft the same subtree.

SV is sensitive to the labeling of vertices. For the same graph topology, different labeling of vertices may incur different numbers of iterations to terminate the algorithm. For the best case, one iteration of the algorithm may be sufficient, and the running time of the algorithm will be $O(\log n)$. Whereas for an arbitrary labeling of the same graph, up to log *n* iterations will be needed. We expect to see similar behaviors for the class of algorithms that use the "grafting and short-cutting" approach.

2.2. The Hirschberg-Chandra-Sarwate algorithm

The HCS algorithm [21] is one of the earliest parallel graph connectivity algorithms and has $O(\log^2 n)$ time, $O(n^2 \log n)$ work complexities on CREW PRAM. The simplicity of the HCS parallel algorithm (unlike many later variants of parallel spanning tree) and its use of exclusive write make it attractive for implementation. Although we can emulate PRAM models (e.g., CRCW, CREW and EREW) on SMPs, exclusive read is perhaps too restrictive, while concurrent write incurs contention and serialization on SMPs. We expect a CREW PRAM algorithm can be more naturally emulated on the currently available SMPs. Similar to the SV algorithm, HCS is a connected-components algorithm that requires modification to transform it into a spanning tree algorithm. Our modified HCS algorithm for spanning tree results in similar complexities and running time as that of SV when implemented on an SMP, and hence, we leave it out of further discussion.

2.3. A new spanning tree algorithm for SMPs

Our new parallel spanning tree algorithm for sharedmemory multiprocessors has two main steps: (1) generating a stub spanning tree, and (2) performing work-stealing graph traversal. The overall strategy is first to generate a small stub spanning tree with one processor, and then let each processor start from vertices in the stub tree and traverse the graph simultaneously, where each processor follows a DFS-order. When all the processors are done, the subtrees grown by graph traversal are connected by the stub tree into a spanning tree. Work-stealing is a randomized technique used for load balancing the graph traversals and yields an expected running time that scales linearly with the number of processors for suitably large inputs. Unlike the SV approach, the labeling of vertices does not affect the performance of our new algorithm.

2.3.1. Generating a stub spanning tree

In the first step, one processor generates a stub spanning tree, a small connected portion of the spanning tree, by randomly walking the graph for O(p) steps. The vertices of the stub spanning tree are evenly distributed into each processor's stack, and each processor in the next step traverses from the first element in its stack. After the traversals in step 2, the spanning subtrees are connected to each other by this stub spanning tree.

2.3.2. Performing work-stealing graph traversal

The basic idea of this step is to let each processor traverse the graph similar to the sequential algorithm in such a way that each processor finds a subgraph of the final spanning tree. In order for this step (see Algorithm 2) to perform correctly and efficiently, we need to address the following two issues: (1) coloring the same vertex simultaneously by multiple processors; that is, a vertex may appear in two or more subtrees of different processors, and (2) balancing the load among the processors.

As we will show the algorithm runs correctly even when two or more processors color the same vertex. In this situation, each processor will color the vertex and set as its parent the vertex it has just colored. Only one processor succeeds at setting the vertex's parent to a final value. For example, using Fig. 1, processor P_1 colored vertex u, and processor P_2 colored vertex v, at a certain time they both find w unvisited and are now in a race to color vertex w. It makes no difference which processor colored w last because w's parent will be set to either u or v (and it is legal to set w's parent to either of them; this will not change the validity of the spanning tree, only its shape). Further, this event does not create cycles in the spanning tree. Both P_1 and P_2 record that w is connected to each processor's own tree. When various processors visit each of w's unvisited children, its parent will be set to w, independent of w's parent.

Algorithm 2. Graph Traversal Step for our SMP Algorithm for Processor *i*, $(1 \le i \le p)$.

Data	: (1) An adjacency list representation of graph	
	G = (V, E) with <i>n</i> vertices, (2) a starting	
	vertex <i>root</i> for each processor, (3) <i>color</i> : an	
	array of size <i>n</i> with each element initialized	
	to 0, and (4) <i>parent</i> : an array of size n .	
Result	: <i>p</i> pieces of spanning subtrees, except for the	
	starting vertices, each vertex <i>v</i> has <i>parent</i> [<i>v</i>]	
	as its parent	
begin		
1. color my starting vertex with my label <i>i</i> and place		
it int	o my stack S	
	color[root] = i	
	Push(S, root)	
2. st	art depth-first search from <i>root</i> , color the ver-	
tices	that have not been visited with my label <i>i</i> until	
the s	tack is empty.	
2.1	while Not-Empty(S) do	
2	$2.2 v = \operatorname{Pop}(S)$	
2	2.3 for each neighbor w of v do	
	2.4 if $(color[w] = 0)$ then	
	$2.5 \ color[w] = i$	
	2.6 $parent[w] = v$	
	2.7 $Push(S, w)$	
end		

end

Lemma 1. On an SMP with sequential memory consistency, Algorithm 2 does not create any cycles in the spanning tree.

Proof. (By contradiction) Suppose in the SMP spanning tree algorithm processors P_1, P_2, \ldots, P_j create a cycle sequence $\langle s_1, s_2, \ldots, s_k, s_1 \rangle$, that is, P_i sets s_i 's parent to s_{i+1} , and P_j sets s_k 's parent to s_1 . Here any P_i and P_j with $1 \leq i, j \leq p$



Fig. 1. Two processors P_1 and P_2 work on vertex u and v, respectively. They both see vertex w as unvisited, so each is in a race to color w and set w's parent pointer. The grey vertices are in the stub spanning tree; the shaded vertices are colored by P_1 ; the black vertices are marked by P_2 ; and the white vertices are unvisited. Directed solid edges are the selected spanning tree edges; dashed edges are non-tree edges; and undirected solid edges are not yet visited.

and $1 \le k \le n$ could be the same or different processors. According to the algorithm, s_i 's parent is set to s_{i+1} only when P_i finds s_{i+1} at the top of its stack (and s_{i+1} was colored before and put into the stack), and s_i is s_{i+1} 's unvisited (uncolored) neighbor. This implies that for P_i the coloring of s_{i+1} happens before the coloring of s_i . In other words, processor P_i observes the memory write to location $color[s_{i+1}]$ happen before the write to location $color[s_i]$. On an SMP with sequential memory consistency, this means each processor should see the sequence in this order. Let t_i be the time at which s_i is colored; we have $t_i > t_{i+1}$, that is, $t_1 > t_2 > t_3 > \cdots > t_k > t_1$, which is a contradiction. Thus, the SMP graph traversal step creates no cycles.

On architectures that provide relaxed consistency models, special memory operations, e.g., *fence* or *membar*, can be used to preserve desired memory access ordering for the SMP spanning tree algorithm.

Lemma 2. For connected graph G, Algorithm 2 will set parent[v] for each vertex $v \in V$ that is colored 0 before the start of the algorithm.

Proof. First we prove (by contradiction) that each vertex with color 0 before the start of the algorithm will be colored from the set $\{1, 2, ..., p\}$ after the algorithm terminates. Suppose there exists a vertex $v \in V$ that still has color 0 after Algorithm 2 terminates. This implies that each neighbor w of v is never placed into the stack, otherwise step 2.3 in Algorithm 2 would have found that v is w's neighbor, and would have colored v as one of 1, 2, ..., p. If w is never placed in the stack, then w has color 0, which in turn means that all w's neighbors have color 0. By induction, and because G is connected, we find all of the vertices in G are colored 0 after the algorithm terminates, which is clearly a contradiction. Further, since each vertex is colored,



Fig. 2. Unbalanced load: processors P_1 , P_2 , and P_3 , each color only one vertex while processor P_4 colors the remaining n - 4 vertices.

step 2.6 in Algorithm 2 guarantees that each vertex's *parent* is set. \Box

For certain shapes of graphs or ordering of traversals, some processors may have little work to do while others are overloaded. For example, using Fig. 2, after generating a stub spanning tree (black vertices), processors P_1 , P_2 , P_3 , and P_4 , start a traversal from designated starting points. In this case P_1 , P_2 , and P_3 , color no other vertices than u, v, and w, while processor P_4 , starting from vertex x, has significant work to do. In this example for instance, this results in all but one processor sitting idle while a single processor performs almost all the work, and obviously no speedup will be achieved. We remedy this situation as follows.

To achieve better load-balancing across the processors, we add the technique of work-stealing to our algorithm. Whenever any processor finishes with its own work (that is, it cannot reach any other unvisited vertex), it randomly checks other processors' stacks. If it finds a non-empty stack, the processor steals part of the stack. Work-stealing does not affect the correctness of the algorithm, because when a processor takes elements from a stack, all of the elements are already colored and their *parents* have already been set, and no matter which processor inspects their unvisited children, they are going to be set as these children's *parents*. As we show later in our experimental results, we find that this technique keeps all processors equally busy performing useful work, and hence, evenly balances the workload for most classes of input graphs.

We expect that our algorithm achieves a good loadbalancing on many practical applications with large diameter graphs; for instance, in infrastructure problems such as pipelines and railroads. Arguably there are still pathological cases where work-stealing could fail to balance the load among the processors. For example, when connectivity of a graph (or portions of a graph) is very low, stacks of the busy processors may only contain a few vertices. In this case work awaits busy processors while idle processors starve for something to do. Obviously this is the worst case for the SMP traversal algorithm. We argue that this case is very rare (see Section 3); however, we next propose a detection mechanism that can detect the situation and invoke a different spanning tree algorithm that is robust to this case. The detection mechanism uses condition variables to coordinate the state of processing. Whenever a processor becomes idle and finds no work to steal, it will go to sleep for a duration on a condition variable. Once the number of sleeping processors reaches a certain threshold, we halt the SMP traversal algorithm, merge the grown spanning subtree into a supervertex, and start a different algorithm, for instance, the SV approach. In theoretic terms, the performance of our algorithm could be similar to that of SV in the worst case, but in practical terms this mechanism will almost never be triggered; for instance, in our experimental studies with a collection of different types of graphs, we never encountered such a case.

When an input graph contains vertices of degree two, these vertices along with a corresponding tree edge can be eliminated as a simple preprocessing step. Clearly, this optimization does not affect correctness of the algorithm, and we can assume that this procedure has been run before the analysis in the next section.

Theorem 1. For connected graph G, suppose we generate a stub spanning tree and store the vertices into each processor's stack. Let each processor start the traversal from the first vertex stored in its stack. Then after the work-stealing graph traversal step terminates, we have a spanning tree of G.

Proof. Theorem 1 follows from Lemmas 1 and 2. \Box

3. Analysis of the SMP spanning tree algorithms

We compare our new SMP algorithm with the implementation of SV both in terms of complexity and actual performance (in Section 4). Our analyses use an SMP complexity model similar to that of Helman and JáJá [20] that has been shown to provide a good cost model for sharedmemory algorithms on current SMPs [3,5,19,20]. The model uses two parameters: the input size n, and the number pof processors. Running time T(n, p) is measured by the triplet $\langle T_{\rm M}(n, p) ; T_{\rm C}(n, p) ; B(n, p) \rangle$, where $T_{\rm M}(n, p)$ is the maximum number of non-contiguous main memory accesses required by any processor, $T_{\rm C}(n, p)$ is an upper bound on the maximum local computational complexity of any of the processors, and B(n, p) is the number of barrier synchronizations. This model, unlike the idealistic PRAM, is more realistic in that it penalizes algorithms with non-contiguous memory accesses that often result in cache misses and algorithms with more synchronization events.

Our spanning tree algorithm takes advantage of the shared-memory environment in several ways. First, the input graph's data structure can be shared by the processors without the need for the difficult task of partitioning the input data often required by distributed-memory algorithms. Second, load balancing can be performed asynchronously using the lightweight work-stealing protocol. Like SV and HCS, the running time of our new approach is dependent on the topology of the input graph. However, while theirs are dependent on the vertex labeling, ours is not. Next, we give the complexity analyses of these approaches.

3.1. SMP traversal based

The first step that generates a stub spanning tree is executed by one processor in $T(n, p) = \langle T_{M}(n, p); T_{C}(n, p); \rangle$ $B(n, p) = \langle O(p); O(p); 1 \rangle$. In the second step, the work-stealing graph traversal step needs one non-contiguous memory access to visit each vertex, and two non-contiguous accesses per edge to find the adjacent vertices, check their colors, and set the parent. For almost all graphs, the expected number of vertices processed per processor is $O\left(\frac{n}{p}\right)$ with the work-stealing technique; and hence, we expect the load to be evenly balanced. (Palmer [35] proved that almost all random graphs have diameter two.) During the tree-growing process, a small number of vertices may appear in more than one stack because of the races among the processors. Analytically, we could model this as a Poisson process that depends on parameters related to system and problem characteristics. However, this number will not be significant. Our experiments show that the number of vertices that appear in multiple processors' stacks at the same time are a miniscule percentage (for example, less than 10 vertices for a graph with millions of vertices).

We expect each processor to visit $O\left(\frac{n}{p}\right)$ vertices; hence, the expected complexity of the second step is $T(n, p) = \langle T_M(n, p) ; T_C(n, p) ; B(n, p) \rangle = \left\langle \frac{n}{p} + 2\frac{m}{p}; O\left(\frac{n+m}{p}\right); 1 \right\rangle$. Thus, the expected running time for our SMP spanning tree algorithm is given as

$$T(n, p) = \langle T_{\mathbf{M}}(n, p) ; T_{\mathbf{C}}(n, p) ; B(n, p) \rangle$$

$$\leq \left\langle \frac{n}{p} + 2\frac{m}{p} + \mathbf{O}(p) ; \mathbf{O}\left(\frac{n+m}{p}\right) ; 2 \right\rangle, \quad (1)$$

with high probability. For realistic problem sizes $(n \ge p^2)$, this simplifies to

$$T(n, p) = \langle T_{\mathrm{M}}(n, p) ; T_{\mathrm{C}}(n, p) ; B(n, p) \rangle$$

$$\leq \left\langle \mathrm{O}\left(\frac{n+m}{p}\right) ; \mathrm{O}\left(\frac{n+m}{p}\right) ; 2 \right\rangle.$$
(2)

The algorithm scales linearly with the problem size and number of processors, and we use only a constant number of barrier synchronizations.

3.2. Shiloach-Vishkin (SV)

The SV algorithm is modified from the deterministic connected components algorithms for finding spanning trees with p shared-memory processors. SV iterates from one to log n times depending on the labeling of the vertices. In the

$$T(n, p) = \langle T_{\mathbf{M}}(n, p) ; T_{\mathbf{C}}(n, p) ; B(n, p) \rangle$$
$$= \left\langle 2\frac{m}{p} + 1 ; O\left(\frac{n+m}{p}\right) ; 1 \right\rangle.$$
(3)

The second step of the SV connected components algorithm does not need to be run for spanning tree, since all the trees are grafted in the first step. The final step of each iteration runs pointer jumping to form rooted stars ensuring that a tree is not grafted onto itself, with cost:

$$T(n, p) = \langle T_{\mathbf{M}}(n, p) ; T_{\mathbf{C}}(n, p) ; B(n, p) \rangle$$
$$= \left\langle \frac{n \log n}{p} ; \mathbf{O}\left(\frac{n \log n}{p}\right) ; 1 \right\rangle.$$
(4)

In general, SV needs multiple iterations to terminate. Assuming the worst-case of log n iterations, the total complexity for SV is

$$T(n, p) = \langle T_{\mathrm{M}}(n, p) ; T_{\mathrm{C}}(n, p) ; B(n, p) \rangle$$

$$\leq \left\langle \frac{n \log^2 n}{p} + \left(4 \frac{m}{p} + 2\right) \log n ; \right\rangle$$

$$O\left(\frac{n \log^2 n + m \log n}{p}\right) ; 4 \log n \right\rangle.$$
(5)

Comparing the analyses, we predict that the computational complexity of our randomized approach $\left(O\left(\frac{n+m}{p}\right)\right)$ is asymptotically less than that of the deterministic SV approach $\left(O\left(\frac{n \log^2 n+m \log n}{p}\right)\right)$. Even if SV iterates only once, there is still approximately log *n* times more work per iteration. Looking at memory accesses, our SMP algorithm is more cache friendly, having small number of non-contiguous memory access per the input size. On the other hand, SV has a multiplicative factor of approximately $\log^2 n$ more noncontiguous accesses per vertex assigned to each processor. Our SMP approach also uses less synchronization (O(1)) than the SV implementation that requires O(log *n*).

4. Experimental results

This section summarizes the experimental results of our implementation and compared our results with previous experimental results. We tested our shared-memory implementation on the Sun E4500, a UMA shared memory parallel machine with 14 UltraSPARC II 400 MHz processors and 14 GB of memory. Each processor has 16 KB of direct-mapped data (L1) cache and 4 MB of external (L2) cache. We implement the algorithms using POSIX threads and software-based barriers [4].

4.1. Experimental data

We use a collection of sparse graph generators to compare the performance of the parallel spanning tree graph algorithms. Our generators include several employed in previous experimental studies of parallel graph algorithms for related problems. For instance, we include the 2D60 and 3D40 mesh topologies used in the connected components studies of Greiner [16], Krishnamurthy et al. [29], Hsu et al. [22], and Goddard et al. [15], the random graphs used by Greiner [16], Chung and Condon [11], Hsu et al. [22], and Goddard et al. [15], the geometric graphs used by Chung and Condon [11], and the "tertiary" geometric graph AD3 used by Greiner [16], Hsu et al. [22], Krishnamurthy et al. [29], and Goddard et al. [15]. In addition, we include generators from realistic applications such as geographic graphs and from pathological cases such as degenerate chain graphs.

- Regular and irregular meshes: Computational science applications for physics-based simulations and computer vision commonly use mesh-based graphs.
 - 2D Torus: The vertices of the graph are placed on a 2D mesh, with each vertex connected to its four neighbors.
 - 2D60: 2D mesh with the probability of 60% for each edge to be present.
 - 3D40: 3D mesh with the probability of 40% for each edge to be present.
- Random graph: We create a random graph of *n* vertices and *m* edges by randomly adding *m* unique edges to the vertex set. Several software packages generate random graphs this way, including LEDA [31].
- Geometric graphs and AD3: In these *k*-regular graphs, *n* points are chosen uniformly and at random in a unit square in the Cartesian plane, and each vertex is connected to its *k* nearest neighbors. Moret and Shapiro [33] use these in their empirical study of sequential MST algorithms. AD3 is a geometric graph with k = 3.
- Geographic graphs: Research on properties of wide-area networks model the structure of the Internet as a geographic graph [6]. We classify geographic graphs into two categories, flat and hierarchical. Flat mode takes into account the geographical locations of vertices when producing edges. First the vertices are randomly placed on a square, then for each pair of the vertices, an edge connects them according to the distance between them and other parameters. Hierarchical mode models the Internet with the notions of backbones, domains, and subdomains. Several vertices are placed in the square, and a backbone is created connecting these locations. In a similar way domains and subdomains are created around certain locations of the backbone.

4.2. Performance results and analysis

In this section, we offer a collection of our performance results that demonstrate for the first time a parallel span-



Fig. 3. Comparison of parallel spanning tree algorithms for regular and irregular meshes with $n = 2^{20}$ vertices. The top-left plot uses a row-major order labeling of the vertices in the torus, while the top-right plot uses a random labeling. The bottom-left and -right plots are for irregular torus graphs 2D60 and 3D40, respectively. The dashed line corresponds to the best sequential time for solving the input instance. Note that these performance charts are log-log plots.

ning tree algorithm that exhibits speedup when compared with the best sequential approach over a wide range of input graphs. In our SMP spanning tree algorithm, the first step generates a stub spanning tree of size O(p). There is a performance trade-off between the actual size of this stub tree and the load balancing achieved by the processors. Empirically, we determined that a size of 10p has negligible cost to generate and was sufficiently large in our test cases to achieve a good load balance. Hence, all of our experimental results presented here generate a stub spanning tree of size 10p. We expect the performance of our algorithm to vary due to the randomization in the stub spanning tree generation and work-stealing load balancing. Our empirical results showed less than 5% variations between runs on the same graph instance for those graphs we tested. Because this variance is minimal, we plot our experimental results as an average over 10 runs on the same instance.

The performance plots in Fig. 3 are for the regular and irregular meshes (torus, 2D60 and 3D40), in Fig. 4 are for the random, geometric and AD3, and geographic classes of graphs, and in Fig. 5 are for the degenerate chain graphs. Note that only the mesh and degenerate chain graphs are regular; all of the remaining graphs used are irregular. In these plots, the horizontal dashed line represents the time taken for the best sequential spanning tree algorithm to find a solution on the same input graph using a single processor of the Sun E4500. Throughout this paper, our sequential algorithm use an optimized implementation of DFS to find a spanning tree.

In the case of the torus inputs, we observe that the initial labeling of vertices greatly affects the performance of the SV algorithm, but the labeling has little impact on our algorithm. In all of these graphs, we note that the SV approach runs faster as we employ more processors. However, in many cases, the SV parallel approach is slower than the



Fig. 4. Comparison of parallel spanning tree algorithms for graphs with $n = 2^{20}$ vertices. The top-left plot uses a random graph with $m = 20M \approx n \log n$ edges. The top-right plot uses AD3, a geometric graph with k = 3. The bottom-left and -right plots are for geographic inputs with flat and hierarchical modes, respectively. The dashed line corresponds to the best sequential time for solving the input instance. Note that these performance charts are log–log plots.



Fig. 5. Comparison of parallel spanning tree algorithms for graphs with $n = 2^{20}$ vertices. The left plot uses a degenerate graph with a sequential labeling of the vertices, while the right plot uses a random labeling. Note that the performance of our parallel spanning tree algorithm is unaffected by the labeling. The dashed line corresponds to the best sequential time for solving the input instance. Note that these performance charts are log–log plots.



Fig. 6. This plot shows the scalability of SV and our SMP spanning tree algorithm using p = 8 processors compared with the sequential algorithm for random graphs with m = 4n edges. For these experiments, the speedup of our SMP spanning tree algorithm compared with the sequential approach is between 3.8 and 4.1, while SV never beats the sequential implementation.

best sequential algorithm. For p > 2 processors, in our testing with a variety of classes of large graphs, our new spanning tree algorithm is always faster than the sequential algorithm, and executes faster as more processors are available. This is remarkable, given that the sequential algorithm runs in linear time with a very small hidden constant in the asymptotic complexity.

Fig. 6 shows the scalability of our SMP spanning tree algorithm and SV using p = 8 processors compared with the sequential algorithm for random graphs with m = 4n edges. For these experiments, the speedup of our algorithm compared with the sequential approach ranges between 3.8 and 4.1, while SV is slower than the sequential approach.

5. Conclusions and future work

In summary, we present optimistic results that for the first time, show that parallel spanning tree algorithms run efficiently on parallel computers for graphs with regular and irregular topologies. Our new implementation scales nearly linearly with the problem size and the number of processors for suitably large input graphs. Our randomized approach uses a load balancing scheme based upon workstealing and exhibits superior performance when compared with prior deterministic parallel approaches that we modify for SMPs. Through comparison with the best sequential implementation, we see experimentally that our approach runs in $O\left(\frac{n+m}{p}\right)$ expected time over a variety of regular and irregular graph topologies. Further, these results provide optimistic evidence that complex graph problems that have efficient PRAM solutions, but often no known efficient parallel implementations, may scale gracefully on SMPs. Our future work includes validating these experiments on larger SMPs, and since the code is portable, on other commercially-available platforms. We plan to apply the techniques discussed in this paper to other related graph problems, for instance, minimum spanning tree (forest), connected components, and planarity testing algorithms.

Acknowledgments

This work was supported in part by NSF Grants CA-REER ACI-00-93039, ITR ACI-00-81404, DEB-99-10123, ITR EIA-01-21377, Biocomplexity DEB-01-20709, DBI-0420513, ITR EF/BIO 03-31654; and DARPA Contract NBCH30390004.

References

- B. Awerbuch, Y. Shiloach, New connectivity and MSF algorithms for shuffle-exchange network and PRAM, IEEE Trans. Comput. C-36 (10) (1987) 1258–1263.
- [2] D.A. Bader, G. Cong, A fast, parallel spanning tree algorithm for symmetric multiprocessors (SMPs), in: Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS 2004), Santa Fe, NM, April 2004.
- [3] D.A. Bader, A.K. Illendula, B.M.E. Moret, N. Weisse-Bernstein, Using PRAM algorithms on a uniform-memory-access sharedmemory architecture, in: G.S. Brodal, D. Frigioni, A. Marchetti-Spaccamela (Eds.), Proceedings of the Fifth International Workshop on Algorithm Engineering (WAE 2001), Århus, Denmark, Lecture Notes in Computer Science, vol. 2141, Springer, Berlin, 2001, pp. 129–144.
- [4] D.A. Bader, J. JáJá, SIMPLE: a methodology for programming high performance algorithms on clusters of symmetric multiprocessors (SMPs), J. Parallel Distrib. Comput. 58 (1) (1999) 92–108.
- [5] D.A. Bader, S. Sreshta, N. Weisse-Bernstein, Evaluating arithmetic expressions using tree contraction: a fast and scalable parallel implementation for symmetric multiprocessors (SMPs), in: S. Sahni, V.K. Prasanna, U. Shukla (Eds.), Proceedings of the Ninth International Conference on High Performance Computing (HiPC 2002), Bangalore, India, Lecture Notes in Computer Science, vol. 2552, Springer, Berlin, December 2002, pp.63–75.

- [6] K.L. Calvert, M.B. Doar, E.W. Zegura, Modeling internet topology, IEEE Comm. 35 (6) (1997) 160–163.
- [7] A. Charlesworth, Starfire: extending the SMP envelope, IEEE Micro 18 (1) (1998) 39–49.
- [8] A. Charlesworth, The Sun Fireplane system interconnect, in: Proceedings of the Supercomputing (SC 2001), Denver, CO, November 2001, pp. 1–14.
- [9] F.Y. Chin, J. Lam, I.-N. Chen, Efficient parallel algorithms for some graph problems, Comm. ACM 25 (9) (1982) 659–665.
- [10] K.W. Chong, T.W. Lam, Finding connected components in O(log n log log n) time on the EREW PRAM, J. Algorithms 18 (1995) 378–402.
- [11] S. Chung, A. Condon, Parallel implementation of Borůvka's minimum spanning tree algorithm, in: Proceedings of the 10th International Parallel Processing Symposium (IPPS'96), April 1996, pp. 302–315.
- [12] R. Cole, U. Vishkin, Approximate parallel scheduling. Part II: applications to logarithmic-time optimal graph algorithms, Inform. Comput. 92 (1991) 1–47.
- [13] F. Dehne, S. Götz, Practical parallel algorithms for minimum spanning trees, in: Workshop on Advances in Parallel and Distributed Systems, West Lafayette, IN, October 1998, pp. 366–371.
- [14] H. Gazit, An optimal randomized parallel algorithm for finding connected components in a graph, SIAM J. Comput. 20 (6) (1991) 1046–1067.
- [15] S. Goddard, S. Kumar, J.F. Prins, Connected components algorithms for mesh-connected parallel computers, in: S.N. Bhatt (Ed.), Parallel Algorithms: Third DIMACS Implementation Challenge, 17–19 October 1994, DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 30, American Mathematical Society, RI, 1997, pp. 43–58.
- [16] J. Greiner, A comparison of data-parallel algorithms for connected components, in: Proceedings of the Sixth Annual Symposium on Parallel Algorithms and Architectures (SPAA-94), Cape May, NJ, 1994, pp. 16–25.
- [17] S. Halperin, U. Zwick, An optimal randomised logarithmic time connectivity algorithm for the EREW PRAM, in: Proceedings of the Seventh Annual Symposium on Discrete Algorithms (SODA-96), 1996, pp. 438–447, Also published in J. Comput. Syst. Sci. 53(3) (1996) 395–416..
- [18] Y. Han, R.A. Wagner, An efficient and fast parallel-connected component algorithm, J. ACM 37 (3) (1990) 626–642.
- [19] D.R. Helman, J. JáJá, Designing practical efficient algorithms for symmetric multiprocessors, in: Algorithm Engineering and Experimentation (ALENEX'99), Baltimore, MD, Lecture Notes in Computer Science, vol. 1619, Springer, Berlin, January 1999, pp. 37–56.
- [20] D.R. Helman, J. JáJá, Prefix computations on symmetric multiprocessors, J. Parallel Distrib. Comput. 61 (2) (2001) 265–278.
- [21] D.S. Hirschberg, A.K. Chandra, D.V. Sarwate, Computing connected components on parallel computers, Comm. ACM 22 (8) (1979) 461–464.
- [22] T.-S. Hsu, V. Ramachandran, N. Dean, Parallel implementation of algorithms for finding connected components in graphs, in: S.N. Bhatt (Ed.), Parallel Algorithms: Third DIMACS Implementation Challenge, 17–19 October 1994, DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 30, American Mathematical Society, Providence, RI, 1997, pp. 23–41.
- [23] K. Iwama, Y. Kambayashi, A simpler parallel algorithm for graph connectivity, J. Algorithms 16 (2) (1994) 190–217.
- [24] J. JáJá, An Introduction to Parallel Algorithms, Addison-Wesley Publishing Company, New York, 1992.
- [25] D.B. Johnson, P. Metaxas, Connected components in O(log^{3/2}|v|) parallel time for the CREW PRAM, in: Proceedings of the 32nd Annual IEEE Symposium on Foundations of Computer Science, San Juan, Puerto Rico, 1991, pp. 688–697.

- [26] D.B. Johnson, P. Metaxas, A parallel algorithm for computing minimum spanning trees, in: Proceedings of the Fourth Annual Symposium on Parallel Algorithms and Architectures (SPAA-92), San Diego, CA, 1992, pp. 363–372.
- [27] D.R. Karger, P.N. Klein, R.E. Tarjan, A randomized linear-time algorithm to find minimum spanning trees, J. ACM 42 (2) (1995) 321–328.
- [28] P.N. Klein, J.H. Reif, An efficient parallel algorithm for planarity, J. Comput. Syst. Sci. 37 (2) (1988) 190–246.
- [29] A. Krishnamurthy, S.S. Lumetta, D.E. Culler, K. Yelick, Connected components on distributed memory machines, in: S.N. Bhatt (Ed.), Parallel Algorithms: Third DIMACS Implementation Challenge, 17-19 October 1994, DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 30, American Mathematical Society, Providence, RI, 1997, pp. 1–21.
- [30] C.P. Kruskal, L. Rudolph, M. Snir, Efficient parallel algorithms for graph problems, Algorithmica 5 (1) (1990) 43–64.
- [31] K. Mehlhorn, S. Näher, The LEDA Platform of Combinatorial and Geometric Computing, Cambridge University Press, Cambridge, 1999.
- [32] G.L. Miller, V. Ramachandran, Efficient parallel ear decomposition with applications, Manuscript, UC Berkeley, MSRI, January 1986.
- [33] B.M.E. Moret, H.D. Shapiro, An empirical assessment of algorithms for constructing a minimal spanning tree, in: DIMACS Monographs in Discrete Mathematics and Theoretical Computer Science: Computational Support for Discrete Mathematics, vol. 15, American Mathematical Society, Providence, RI, 1994, pp. 99–117.
- [34] D. Nash, S.N. Maheshwari, Parallel algorithms for the connected components and minimal spanning trees, Inform. Process. Lett. 14 (1) (1982) 7–11.
- [35] E. Palmer, Graphical Evolution: An Introduction to the Theory of Random Graphs, Wiley, New York, 1985.
- [36] C.A. Phillips, Parallel graph contraction, in: Proceedings of the First Annual Symposium on Parallel Algorithms and Architectures (SPAA-89), ACM, New York, 1989, pp. 148–157.
- [37] J.H. Reif, Depth-first search is inherently sequential, Inform. Process. Lett. 20 (5) (1985) 229–234.
- [38] J.H. Reif (Ed.), Synthesis of Parallel Algorithms, Morgan Kaufmann Publishers, Los Altos, CA, 1993.
- [39] J.H. Reif, Optimal parallel algorithms for integer sorting and graph connectivity, Technical Report TR-08-85, Harvard University, Boston, MA, March 1985.
- [40] Y. Shiloach, U. Vishkin, An O(log n) parallel connectivity algorithm, J. Algorithms 3 (1) (1982) 57–67.



David A. Bader is an Associate Professor in the College of Computing at Georgia Institute of Technology, and was previously at The University of New Mexico. He received his Ph.D. in Electrical Engineering in 1996 from The University of Maryland, and was awarded a National Science Foundation (NSF) Postdoctoral Research Associateship in Experimental Computer Science before joining UNM in 1998. He is an NSF CAREER Award recipient, an investigator on several NSF awards, a distinguished speaker in the IEEE Computer Society

Distinguished Visitors Program, and is a member of the IBM PERCS team for the DARPA High Productivity Computing Systems program. Dr. Bader serves on the Steering Committees of the IPDPS and HiPC conferences, and is the General co-Chair for IPDPS (2004–2005), and Vice General Chair for HiPC (2002–2004). David has previously chaired several conference program committees, is the Program Chair for HiPC 2005, and a Program Vice-Chair for IPDPS 2006. He has served on

numerous conference program committees related to parallel processing, is an associate editor for the IEEE Transactions on Parallel and Distributed Systems and the ACM Journal of Experimental Algorithmics, a Senior Member of the IEEE Computer Society, and a Member of the ACM. Dr. Bader has been a pioneer in the field of high-performance computing for problems in bioinformatics and computational genomics. He has co-chaired a series of meetings, the IEEE International Workshop on High-Performance Computational Biology (HiCOMB), written several book chapters, and co-edited a special issue of the Journal of Parallel and Distributed Computing on High-Performance Computational Biology. He has co-authored over 65 articles in peer-reviewed journals and conferences, and his main areas of research are in parallel algorithms, combinatorial optimization, and computational biology and genomics.



Guojing Cong received his Ph.D. in engineering from the University of New Mexico in 2004. His Ph.D. thesis focuses on the design and implementation of parallel algorithms for irregular problems on sharedmemory machines, and presents results for the first time for several fundamental graph problems that exhibit superior parallel speedups. Dr. Cong is now a research staff member at IBM T.J. Watson Research Center. His research interests include parallel algorithm design and engineering, performance optimization, and computational biology.